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The dielectric degradation of ultrathin 2 nm silicon dioxide SiO2 layers has been investigated
by constant and ramped voltage stresses with the conductive atomic force microscopy CAFM.
CAFM imaging shows clearly the lateral degradation propagation and its saturation. Current-voltage
characteristics, performed at nanometer scale, show the trap creation rate in function of the stress
condition. The critical trap density has been found. © 2006 American Institute of Physics.
DOI: 10.1063/1.2208370Silicon oxide is a material of crucial importance for the
overwhelming majority of today’s active electronic devices.
It is chemically stable, it has excellent passivating and di-
electric properties and its quality can be consistently con-
trolled during production.1 The properties of thin SiO2 layers
2 nm are well known from many macroscopic measure-
ments, including current-voltage I-V and capacitance-
voltage C-V measurements, internal photoemission, etc.2,3
In these measurements the microscopic properties are aver-
aged over large areas. With the ongoing miniaturization of
electronic devices, the atomic scale feature of the materials
used may soon be comparable with the size of the device
features themselves, and will affect the performance of the
devices. It is, therefore, crucial to investigate the properties
of thinner layers of this material at the microscopic level. In
this way, scanning probe microscopy based techniques can
be useful tools due to their very high lateral resolution. Scan-
ning tunneling microscopy STM,4,5 ballistic electron emis-
sion microscopy BEEM,6,7 and conductive atomic force
microscopy8,9 CAFM have already been used to electrically
characterize SiO2 films at nanometer scale. Although BEEM
and STM may be more spatially resolved than atmospheric
AFM techniques, from the experimental point of view they
show some drawbacks, such as a specific sample preparation
and/or ultrahigh vacuum conditions. In contrast to STM
based techniques, when an AFM is provided with a conduc-
tive tip CAFM, electrical and topographical informations
can be simultaneously and independently measured on insu-
lating surface with a typical lateral resolution of 10 nm
using a quite simple experimental setup.
The reliability of ultrathin SiO2 2 nm layers in metal
oxide semiconductor MOS structures is one of the issues of
major concern in microelectronic technology. For this rea-
son, one of the most discussed arguments on the character-
ization of ultrathin dielectric layers is the trap creation in the
dielectric and how the charge injection triggers dielectric
breakdown BD.10 In this letter we want to demonstrate that
CAFM is a powerful tool for the investigation of the degra-
dation and its propagation of ultrathin SiO2 layers. In litera-
ture several works studied the dielectric degradation and its
propagation using microscopy, most of them need to com-
pare different techniques.11–14 Indeed, the mechanisms in-
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the attention of the scientific community. For these reasons,
studies at nanometer scale are required.
In this work, electrical stress tests—constant voltage
stress CVS and ramped voltage stress RVS—are applied
to ultrathin SiO2 films using a CAFM to analyze the electri-
cal properties of nanometric oxide areas. Moreover, the
propagation or spreading of the damaging during stress has
been studied at nanometer scale. The results presented in this
work will demonstrate the capabilities of the CAFM to dis-
cern the local mechanisms involved in the degradation and
eventually breakdown of the thin gate oxides.
The studied wafer has been fabricated in the following
way: a 2 nm thin SiO2 layer has been obtained by thermal
oxidation in dry oxygen ambient of an n-type 100 silicon
substrate. After the thermal oxidation, a 100 nm thick layer
of poly-silicon has been deposited to protect the SiO2 surface
from contamination. Before measuring, each piece of wafer
has been prepared as follows. First of all, the native oxide
grown on the poly-Si layer has been removed by dipping in
diluted HF 10% for 5 s. Secondly, the 100 nm of protective
poly-Si has been removed using a selective KOH 10% etch
for 20 min. Data obtained on these samples have been com-
pared with those obtained on samples without the protective
poly-Si layer. Results are similar, this means that cleaning
processes do not produce changes in the SiO2 layer.
The electrical measurements were carried out with an
AFM from Digital Instruments contact mode, working in
air equipped with a conductive tip acting as gate electrode
and a picoampere amplifier with an overall amplification of
1012 V/A.15 In this work, silicon tips coated by a metallic
layer of Pt/ Ir have been used.
In our experiments, electrons were always injected from
the substrate positive tip polarity due to several advantages
compared to the injection from the tip. First of all, with a
negative tip polarity, anodic oxidation processes can be
triggered.16,17 As a result, an oxide layer can be grown which
would modify the oxide thickness. Secondly, the bare oxide
surface could contain contaminates that may modify the bar-
rier height, leading to erroneous results. When injecting from
the substrate, however, the barrier height is perfectly defined
by the Si/SiO2 interface. This experimental setup allows to
obtain two different kinds of information. The first one is the
morphological image of the sample and the opportunity to
compare with the current maps when a constant bias voltage
is applied between sample and tip. The second one is the
opportunity to perform current-voltage I-V characteristics
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ramp.
The possibility to study degradation effects in SiO2 lay-
ers with the CAFM has been evaluated. We performed a
CVS at 4.5 V for different times on four different points at
the vertices of a square having a side of 250 nm in order to
get a stressed region big enough for the CAFM lateral reso-
lution. The stress processes have been followed by a scan on
the stressed region looking for any changes in the current
map of SiO2. Figure 1 shows the current maps obtained at
constant bias voltage of 4 V on different regions after CVS
at 4.5 V for 30 s a, 60 s b, and 120 s c, respectively.
The current maps present dark and bright zones. The first
ones represent the typical behavior of a common 2 nm thick
SiO2 layer under a constant applied bias voltage of 4 V. The
bright regions are zones with lower current compared with
the dark zones. These bright regions indicate the areas af-
fected by the stress. We think that during the CVS additional
traps have been created. They trap electrons and play a rel-
evant role in the conduction mechanism of the stressed re-
gion. In fact, it is reasonable to believe that electrons are
trapped at the Si/SiO2 interface and in the SiO2 bulk, modi-
fying the flat band voltage of the metal tip oxide semicon-
ductor MOS structure. Consequently, the conduction
mechanism is affected by trapped electrons and the effective
oxide barrier height increases while the tunnel current flow-
ing through the oxide decreases. Moreover, in Fig. 1 it is
possible to note the stress changes in function of different
stress times, i.e., smaller stress times correspond to smaller
stressed regions Fig. 1a and 1b. If the stress time was
large enough, the area of the stressed region did not change
further but sometimes breakdown could be triggered one of
the four stressed points broke down in the stressed region.
This is shown by the big black spot high breakdown cur-
rent inside the bright/stressed area in Fig. 1c.
As these measurements prove that CAFM is an appro-
priate tool to study degradation effects in thin dielectric lay-
ers, also the effect of RVS have been studied. A single point
was stressed by performing sequential voltage ramps from
0 to 4.5 V. In this case the stress parameter taken in consid-
eration was the number of ramps performed on a single
point. The actual stressed area is the contact region between
the SiO2 surface and the tip, and we can estimate this area to
be a few hundreds of nm2 at most.
Figure 2 shows current maps of regions after different
numbers of RVS. From top to bottom, the current maps col-
lected after 10, 20, 40, and 60 voltage ramps are depicted.
FIG. 1. Current maps at 4 V of 20.5 m after CVS in four points at
4.5 V for a 30 s, b 60 s, and c 120 s.The more stress ramps, the larger is the area affected by the
Downloaded 05 Jun 2006 to 192.167.160.16. Redistribution subject tostress. This is a direct observation of how the damaging ef-
fect “spreads” in the dielectric. In fact, the dimension of the
stressed region is always larger than the contact area of the
metallic tip on the surface. This spreading effect can be par-
tially due to a little hysteresis of the piezoelectric material,
responsible for the motion of the tip, which causes a drift
movement on the surface and the increasing of the stressed
area. However, it is reasonable to assume that this phenom-
enon is negligible compared with the lateral spread shown in
Figs. 1 and 2. Note that drift would not impose a circular
stress zone as the drift is usually in one particular direction.
In fact, after several number of ramps there is no more in-
creasing in the dimension of the stressed region. Moreover,
analyzing also the data from Fig. 2, it is clear that the in-
crease of the stressed area is a function of time until the
reaching of a maximum value of the diameter of about
350 nm. In Fig. 2, this maximum lateral propagation diam-
eter is reached between the 40th and the 60th ramp.
The I-V curves recorded during the RVS are shown in
Fig. 3a. It is possible to note that the threshold voltage
defined as the voltage where the current exceeds the noise
level shifts to higher voltage values especially in the initial
three curves. This observation and the growth of the stressed
regions after a different number of voltage ramps indicate a
direct relation between the voltage shifts and the trap cre-
ation rate. After the first ramps the threshold voltage tends to
reach a fixed value and the difference between the 50th and
the 60th ramps is practically zero. The slope of all the curves
is the same and it is possible to suppose that it is still Fowler-
Nordheim injection18 conditions. At the same time, it is pos-






where Qt is the trapped charge and C is the capacitance of
the nanocapacitor tip oxide silicon. In this way it is possible





where 0 is the permittivity of vacuum,  is the relative
dielectric constant of SiO2, t is the oxide thickness, and e is
the electron charge. Using the voltage shift between the 1st
FIG. 2. Current maps at 4 V of 20.5 m after RVS in one point from
0 to 4.5 V for a 10 times, b 20 times, c 40 times and d 60 times.and the 60th ramps the trap created density has been calcu-
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that to obtain the Nt value it is not necessary to know the
contact area of the tip, while it is only important that the
dimensions are not changing during the measurements. This
condition is confirmed because these observations of sequen-
tial I-V’s are reproducible using the same tip at different
locations. As already described, after several ramps the di-
mension of the stressed region stops its lateral growth and
the threshold voltage does not shift anymore. Figure 3b
shows the density of the traps created versus the number of
ramps from 0 to 4 V. The saturation density, or the critical
density, has been found. This result points out that the maxi-
mum density of traps created during the stress is close to the
critical defect density to trigger a BD event. In fact, BD
events are triggered when, according to the percolative
theory, a critical trap density is reached.19 It is possible to
suppose that changing the trap creation rate, for example,
using harder stress conditions, BD events should be trig-
gered. This means that longer stress times or higher stress
voltages will induce BD phenomena.
FIG. 3. a I-V characteristics after several voltage ramps. Between the 1st
and the 60th there is a shift of about 1 V. In the circle the 50th and the 60th
ramps are depicted. b Trend of the trap generation rate vs the number of
ramps from 0 to 4 V.Downloaded 05 Jun 2006 to 192.167.160.16. Redistribution subject toFigure 4 shows a typical current map after harder stress
conductions, ten ramps from 0 to 5 V. The higher voltage of
RVS induced the breakdown after few ramps. The break-
down spot is surrounded by a charged ring. The diameter of
this ring is still about 350 nm, this confirms that the degra-
dation propagation reaches a lateral limit and that the next
step in the degradation of the dielectric is BD.10
In conclusion, in this work the CAFM has been found to
be a powerful tool to study the trap creation effect and in
general the degradation of ultrathin SiO2 layers. Local stress
CVS and RVS was applied to the dielectric and stressed
regions in the current maps and threshold voltage shifts in
the I-V curves were observed. These phenomena originated
from trap creation effects during the stress. Other works
pointed out at nanometer scale charge trapping phenomena
related to the dielectric degradation.12,13 This work is a step
forward for the understanding of the trap creation kinetics
and its saturation mechanism. The saturation of the lateral
propagation of the damaging has been correlated to the criti-
cal defects density and with the occurrence of BD phenom-
ena. The critical defects density for an ultrathin SiO2 layer at
nanometer scale has been found.
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